Self-sustaining nonlinear oscillators of practically any type can function as latches and registers if Boolean logic states are represented physically as the phase of oscillatory signals. Combinational operations on such phase-encoded logic signals can be implemented using arithmetic negation and addition followed by amplitude limiting. With these, general-purpose Boolean computation using a wide variety of natural and engineered oscillators becomes possible. Such phase-encoded logic has inherent noise immunity advantages over traditional level-based logic.
I. INTRODUCTION
Self-sustaining oscillators abound in nature and in engineered systems -examples include mechanical clocks [1] , electronic ring [2] [3] [4] and LC oscillators [5] , spin-torque oscillators [6] [7] [8] [9] [10] , lasers [11] [12] [13] , MEMS/NEMS-based oscillators [14, 15] , the heart's neuronal pacemakers [16] , engineered molecular oscillators such as the repressilator [17] , etc.. The defining characteristic of a self-sustaining oscillator is that it generates sustained "motion" without requiring any stimulus of a similar nature -i.e., it produces an output that changes with time indefinitely, usually in a periodic or quasi-periodic [18] fashion, in the absence of any input that changes with time. If left undisturbed, most practical self-sustaining oscillators become periodic with time and settle to a single amplitude of oscillation. For the latter property 1 to hold, the oscillator must be nonlinear, i.e., it must be a self-sustaining nonlinear oscillator (SSNO). SSNOs exhibit interesting dynamical properties -for example, synchronization [19] [20] [21] and pattern formation [22] [23] [24] [25] can result when they are coupled together. Biological phenomena such as the synchronized flashing of fireflies [26] , circadian rhythms [27, 28] and epilepsy [29] result from the interaction of SSNOs, while coupled systems of SSNOs have been shown to have image processing capabilities [24, 30] and have been proposed for associative memories [31, 32] . In this paper, we review recent work that establishes that SSNOs can also serve as substrates for generalpurpose Boolean computation. By exploiting a phenomenon known as sub-harmonic injection locking (SHIL), almost any SSNO can store logical states stably if logic is encoded in phase. This result implies that almost any oscillator, from any physical domain, can potentially be used for Boolean computation -examples include CMOS ring oscillators, spin-torque nano-oscillators, synthetic biological oscillators, MEMS/NEMS-based oscillators, nanolasers and even mechanical clocks. We also outline how phase encoding has noise immunity advantages over level-based encoding of logic. Phase-encoded logic was first proposed in the 1950s by Eiichi Goto [33, 34] and John von Neumann [35, 36] , who showed that if the phase of an oscillatory signal (relative to another oscillatory signal, the reference) was used to encode Boolean logic states, combinational operations could be implemented using arithmetic addition and negation. Moreover, they devised a circuit that served as a phase logic latch -i.e., it could store a Boolean logic state encoded in phase. 2 In the early 1960s, the Japanese constructed phase logic computers (dubbed Parametrons [37] [38] [39] [40] ) that enjoyed brief success on account of their compactness and reliability compared to the vacuum-tube computers that were the mainstay of the time. However, phasebased computers were soon overshadowed by level-based ones employing microscopic semiconductor devices within integrated circuits. The difficulty of miniaturizing and integrating components such as inductors in Goto/von Neumann's phase logic latches contributed to their demise. Although subsequently, Goto and colleagues showed that Josephson-junction devices could be used for phase logic [41, 42] , these require extremely low temperatures for operation, hence are not practical in most applications.
With CMOS miniaturization facing fundamental barriers today, and with noise and interference from densely packed circuitry an important concern, there is an ongoing search for alternative computational paradigms [43, 44] . In this context, the facts that phase-encoded logic better resists noise than levelencoded logic and that any SSNO can be used as a phase-based latch 3 provide considerable motivation for re-examining phase-based computing as a candidate technology for the post-CMOS era. The remainder of the paper is organized as follows. In §II, the concept of encoding logic in phase is outlined and it is shown how SSNOs can be made to serve as phase logic latches. An example of a state machine using phase logic is also provided. The superior noise immunity properties of phase encoded logic are outlined in §III. Fig. 1(a) , we choose the opposite phase to represent logical 0, and the same phase to represent logical 1. Any other choice where the two logic levels are maximally separated in phase (i.e., by 180 • ) would be equally valid. Implicit in this scheme is the assumption that all signals encoding logic using phase are at the same frequency as REF and are phase locked to it. The two phase-encoded Boolean logic states can also be depicted as phasors [46] , as shown in Fig. 1(b) . In the following, we use '1' and '0' to represent the phase-encoded Boolean states shown in Fig. 1 . The SSNO being used as a phase logic latch needs to have a natural frequency close to that of REF, Fig. 3 (a) illustrates SYNC, juxtaposed against the oscillator's output at its natural frequency. Since the oscillator's natural frequency is only approximately half that of SYNC, the two signals are not necessarily phase synchronized, as depicted by the drift between the two signals.
II. PHASE LOGIC LATCHES USING SSNOS

A. SHIL makes SSNOs phase-bistable
The key to devising a phase latch is to inject the SYNC signal into the oscillator, as shown in Fig. 2 .
With SYNC injection and under the right conditions [45] , sub-harmonic injection locking occurs: the oscillator "forgets" its natural frequency f OSC , adopts a frequency of exactly f SYNC /2, and becomes phasesynchronized with SYNC in one of two possible phases that are 180 • apart, as depicted in Fig. 3 (b) by the signals marked '0' and '1'. In other words, when SYNC is injected, the oscillator becomes bi-stable in phase at exactly half the frequency of SYNC and in phase lock with it. That there must be two stable phase lock states is intuitive because SYNC can "see" no difference between the two lock states (see Fig. 3 (b)); i.e., if the '0' lock state exists, symmetry dictates that the '1' lock state must also exist. 6 Note that since the oscillator's output is phase locked to SYNC, it is also phase locked to REF (since SYNC and REF are phase locked by design). Note also that the frequency of the oscillator's output under SHIL becomes identical to that of REF; the key to using the oscillator's two SHIL states for phase logic is that they can be distinguished using REF. Oscilloscope measurements of bi-stable SHIL in a CMOS ring oscillator are shown in Fig. 4 . The SYNC and REF waveforms shown were generated by a programmable function generator to be in phase lock, with REF at exactly half the frequency of SYNC. It can be seen that the oscillator's output is at the same frequency as REF. In Fig. 4(a) , observe that the peaks of REF are roughly halfway between the peaks of the oscillator's output; whereas in Fig. 4(b) , the peaks of REF and the oscillator's output are almost aligned. These are the two SHIL states. 7 Using combinational operations, SSNOs featuring bi-stable SHIL can be turned into D latches [49] . We first review how combinational operations can be implemented using phase logic.
B. Combinational logic in phase
It is well known that certain sets of basic logical operations, when composed, suffice to implement any combinational logic function. Such sets are called logically or functionally complete [50] . For example, the Boolean function sets {AND, NOT}, {OR, NOT}, {NAND} and {NOR} are all logically complete. When logic is encoded in phase as in Fig. 1 , it is advantageous to use the logically complete set {NOT, MAJ} [35, 36] , where NOT is the standard Boolean inversion operation and MAJ is the 3-input majority operation, returning whichever Boolean value occurs more than once amongst its three inputs. 8 For example, MAJ(0, 0, 1) returns 0; MAJ(1, 0, 1) returns 1. The reason {NOT, MAJ} is interesting for phase-encoded logic is that both functions can be implemented using elementary arithmetic operations. NOT can be implemented simply by arithmetic negation, as is apparent from Fig. 1 ; it can also be performed in other implementation-specific ways (e.g., a standard CMOS inverter topology serves for use with CMOS ring SSNO phase latches; see §II-C below). MAJ(A, B, C), where A, B and C are all phase-encoded logic signals taking values in {'0', '1'}, can be implemented by (essentially) adding A, B and C arithmetically. This is easy to appreciate graphically using the phasor representation for phase logic (Fig. 1(b) ), as illustrated using the two examples in Fig. 5 . Since '0' and '1' are represented by equal and opposite phasors, adding '0', '0' and '1' leads to the '1' being cancelled by one of the '0's, leaving '0' -which is identical to MAJ('0', '0', '1'). Adding '1', '1', and '1' results in a phasor with three times the amplitude of '1', but with the same phase; if the amplitude is normalized after addition (i.e., via amplitude limiting, easily achieved in certain implementations), the result is '1', which is the same as MAJ('1', '1', '1'). Arithmetic addition with amplitude limiting can be confirmed to be identical to MAJ for all other input combinations.
C. Setting and resetting SSNO SHIL logic states; phase based D-latches
To exploit SSNO bi-stability under SHIL ( §II-A) for general purpose computation, it is necessary to control the SSNO's SHIL state. The basic mechanism by which this can be achieved is simple, as illustrated in Fig. 6(a) : a phase-encoded logic signal A is injected into the SSNO momentarily, e.g., by closing the switch briefly. It can be shown [51] that under the right circumstances, the SSNO will adopt the logic 7 Which state the oscillator locks to depends randomly on transients during circuit startup. However, this can be controlled (see §II-C below). 8 That {NOT, MAJ} is logically complete becomes apparent when we note that AND(A,B) = MAJ(0, A, B); or that OR(A, B) = MAJ(1, A, B). Figure 4 ]; 9 when A is removed, bi-stability is restored and the oscillator adjusts its phase smoothly to the nearest SHIL stable lock state, i.e., that of A. Fig. 6(b) shows a CMOS ring SSNO with SYNC and A injections -the two current injections are at the same node in this case, though they can be incorporated in a variety of alternative ways. The dynamics of setting and resetting the SSNO's SHIL state can be seen in the transient simulation plots in Fig. 7 . The first cycle of the ring oscillator's output shows startup transients in the absence of SYNC injection. SYNC injection starts at t ∼ 17.5ps (see the waveform labelled SYNC). The oscillator responds within about 2 cycles by changing its frequency to f SYNC /2 and settling to an arbitrary phase logic state -in this case '1', indicated by the oscillator's stage 2 (red) output's peaks being almost aligned with REF's troughs. At t ∼ 40ps, about 1 cycle of A='0' is injected momentarily (see the label A='0' injected); the oscillator's waveforms change significantly in response. By about t ∼ 70ps, the oscillator settles to the other bi-stable SHIL state, i.e.'0', as seen by the fact that the trough of REF is no longer aligned with the oscillator's stage 2 (red) output's peaks, but is instead roughly halfway between the peaks. The SHIL state is then switched back to '1' by momentarily injecting A='1' at t ∼ 80ps; the oscillator responds by switching back to phase logic state '1' by t ∼ 110ps, with the stage 2 output's peak aligned again with the trough of REF.
The basic ring oscillator phase latch topology of Fig. 6(b) can easily be adapted [51] into a gated D latch (D latch with Enable) [49] with the help of the combinational primitives {NOT, MAJ}, as shown in Fig. 8 . The chain of three inverters represents the CMOS SSNO of Fig. 6(b) with the SYNC injection included, but without the input A; direct feedback from the last inverter to the first is broken and a MAJ gate introduced, as shown. All logic I/Os (D, EN, and Q) are phase encoded. The inverter driven by the EN (Enable) input, representing logical inversion (using phase encoding), can be implemented simply as a standard CMOS inverter. When EN='1', D is fed to two inputs of the majority gate in the ring oscillator loop, resulting in the ring oscillator's feedback loop being broken and Q being set to D. When EN='0', D is ignored and complementary logic values are fed to two inputs of the majority gate in the ring oscillator loop, which sets Q to the output of the third inverter in the ring oscillator (which is the third input to the majority gate), thereby completing the ring oscillator's feedback loop, restoring bi-stability and retaining the previously set state. With D latches for storage and combinational logic using {NOT, MAJ}, we have the basic components for a von Neumann computer [55] in SSNO-based phase-encoded logic. One of the most important units of a computer is the finite state machine (FSM), used for, e.g., the control unit [49, 55] of a stored program computer. The general structure of a state machine, adapted to the phase logic context, is shown in Fig. 9 . All signals are phase encoded, including the CLK signal which alternates between phases '0' and '1', holding each for a few cycles of REF. It is also easy to devise D latches where CLK (ENable) is level-based, while the logic signals remain encoded in phase; however, a level-based clock signal will not benefit from the increased noise immunity of phase-based encoding (see §III, below). Fig. 10(b) shows an example of a simple Mealy FSM that utilizes a full adder for the combinational logic and a single bit for the state, all in phase logic [51] . The latch is constructed using two of the D latches shown in Fig. 8 , arranged in a master-slave [49] configuration to prevent races. The two inputs to the state machine, a and b, are inputs to the full adder. The carry-out (cout) bit of the full adder is the input to the latch; the output of the latch feeds back as the carry-in (cin) input of the full adder. This arrangement implies that the '0'→'1' state transition can only occur if a=b='1', and the '1'→'0' transition if a=b='0'. The complete state transition diagram of the FSM is shown in Fig. 10(a) .
III. NOISE IMMUNITY OF PHASE-ENCODED LOGIC
Phase-encoded logic is an intriguing alternative for computation in today's nanoscale integration era because encoding in phase offers intrinsic noise immunity advantages over level-based logic. The underlying reason for this noise immunity is easy to appreciate graphically.
(a) Small noise amplitude.
(b) Large noise amplitude. Fig. 11 : Level-based logic encoding: bit error rates for small and large noise amplitudes. Fig. 11 depicts the impact of small and large noise if logic is encoded as levels. For comparison with the phase-encoded case below, a diagram similar to Fig. 1(b) is used to represent the logical states 0 and 1, but these simply represent levels (with no phase); a positive level represents 1 and a negative level (of equal amplitude) represents 0. The bit error threshold in the presence of noise is zero. In Fig. 11(a) , the impact of adding fixed-amplitude "small" noise (i.e., the noise is less than the signal) is shown. This random noise adds to, or subtracts from, the signal with equal probability. In either case, the resulting signal remains positive since the noise is small, hence there is no bit error. But if the fixed noise is larger in value than the signal amplitude, as shown in Fig. 11(b) , this situation changes. When the noise adds to the signal, there is no bit error; but when it subtracts, there is always a bit error, since the result becomes negative, crossing the bit error threshold. Hence, when the noise is larger than the signal, level-based logic encoding suffers a 50% probability of error, i.e., the bit becomes perfectly random, losing all information. The situation when logic is encoded in phase is depicted in Fig. 12 . Here, the signal values '0' and '1' are phasors, exactly as in Fig. 1(b) ; the noise added is also a phasors, at the same frequency. In this case, the bit error thresholds are the vertical phasors at ±90 • , i.e., the phase halfway between the '0' and '1' states. Fig. 12(a) shows the case when the noise amplitude is less than the signal's. Because the noise is random, its phase is uniformly distributed in [0 • , 360 • ], as shown. The worst-case phase error caused by the additive noise, denoted ∆θ , is less than 90 • in absolute value; hence there is no bit error. For "small" noise, therefore, phase encoding and level encoding are identical from a bit error perspective. When the noise amplitude is "large" (i.e., greater than the signal's), the situation in the case of phase encoding differs markedly from that for level encoding, as shown in Fig. 12(b) . The shaded region depicts the range of noise phases (∆φ ) that lead to a bit error. Importantly, ∆φ is always less than 180 • , implying a bit error probability of less than 50% even when the noise amplitude is greater than that of the signal. Indeed, for noise amplitudes that are only slightly greater than the signal's, the bit error probability is very small, in stark contrast with the level based case. Phase based encoding approaches a 50% bit error probability only as the noise amplitude tends to infinity. These noise characteristics of phase encoding are well known in communication theory [56] ; in particular, the above reasoning is essentially identical to that establishing the superior noise performance of BPSK (binary phase shift keying) over BASK (binary amplitude shift keying). Phase based logic encoding simply leverages this fact to improve noise immunity at the physical implementation level of Boolean computing.
IV. CONCLUSION
Two recent developments in phase-encoded logic have made it relevant as an alternative computational scheme for today's nanoscale integration era. The fact that almost any SSNO can serve as a phase logic latch implies that many new substrates for phase-based logic (such as spin-transfer nano-oscillators (STNOs) [57] , though even standard CMOS easily serves) can potentially be exploited. The realization that phase-encoded logic brings noise immunity benefits provides an incentive for exploring its use, especially in noisy nanoscale or radiation-prone environments.
